• pic_02

    Cart
  • pic_02

    Login

    XCR3064XL-10VQG100I

    The CoolRunner™ XPLA3 XCR3064XL device is a 3.3V,
    64-macrocell CPLD targeted at power sensitive designs
    that require leading edge programmable logic solutions. A
    total of four function blocks provide 1,500 usable gates.
    Pin-to-pin propagation delays are as fast as 5.5 ns with a
    maximum system frequency of 192 MHz.

    CoolRunner XPLA3 CPLDs offer a TotalCMOS solution,
    both in process technology and design technique. Xilinx
    employs a cascade of CMOS gates to implement its sum of
    products instead of the traditional sense amp approach.
    This CMOS gate implementation allows Xilinx to offer
    CPLDs that are both high performance and low power,
    breaking the paradigm that to have low power, you must
    have low performance. Refer to Figure 1 and Table 1 showing the ICC vs. Frequency of our XCR3064XL TotalCMOS
    CPLD (data taken with four resetable up/down, 16-bit
    counters at 3.3V, 25° C).

    Category:

    Download Details PDF
    Notice:

    In stock will ship in 2 days. Real-time inventory pls confirm with us.

    INQUIRY ONLINE




      SPECIFICATION

      • Low power 3.3V 64 macrocell CPLD
      • 5.5 ns pin-to-pin logic delays
      • System frequencies up to 192 MHz
      • 64 macrocells with 1,500 usable gates
      • Available in small footprint packages
      – 44-pin VQFP (36 user I/O pins)
      – 48-ball CS BGA (40 user I/O pins)
      – 56-ball CP BGA (48 user I/O pins)
      – 100-pin VQFP (68 user I/O pins)
      • Optimized for 3.3V systems
      – Ultra-low power operation
      – Typical Standby Current of 17 μA at 25°C
      – 5V tolerant I/O pins with 3.3V core supply
      – Advanced 0.35 micron five layer metal EEPROM
      process
      – Fast Zero Power CMOS design technology
      – 3.3V PCI electrical specification compatible
      outputs (no internal clamp diode on any input or
      I/O, no minimum clock input capacitance)
      • Advanced system features
      – In-system programming
      – Input registers
      – Predictable timing model
      – Up to 23 available clocks per function block
      – Excellent pin retention during design changes
      – Full IEEE Standard 1149.1 boundary-scan (JTAG)
      – Four global clocks
      – Eight product term control terms per function block
      • Fast ISP programming times
      • Port Enable pin for dual function of JTAG ISP pins
      • 2.7V to 3.6V supply voltage at industrial temperature
      range
      • Programmable slew rate control per macrocell
      • Security bit prevents unauthorized access
      • Refer to XPLA3 family data sheet (DS012) for
      architecture description